-In this paper, we review a range of significant effort is taken in the complete optimization of nanofabrication techniques which enable the realization of the active device technology. and rT of UP to 480 GHz. These robust 50 nm critical dimension testbed such as the one
described in this paper, can the optimized devices reported technologies and device demonstrators are key to enabling a wide range of millimeter-wave imaging and sensing applications beyond 100 GHz, particularly where array-based here he multi-channel solutioos are required.
NM T-GATE PROCESSES
Index Terms -Nanofabrication, 111-V semiconductor devices, millimeter-wave ICs.
The key to the realization of a robust 50 MI T-gate process for 111-V HEMTs is having a large process latitude gate lithography technology and highly controllable gate recess etch strategy. The millimeter-wave frequency hands from In the work reported in this paper, all gate definition is GHz have a number of significant applications including by beam lithography using a Leica Cambridge broadband radio communications; high data rate fibre EPBGS-HR Beamwriter operated at 100 kv. Significant systems; automotive collision warning; concealed weapon improvements to device yield and uniformity were detection; passive imaging system capable of "seeing" achieved by utilizing a beam focusing technique based on a through rain, Snow and fog; environmental, atmospheric set of structures defined on the substrate, rather on the, and pollution monitoring systems. substrate holder as is more commonly the case. In this Many of the applications have operating frequencies Of way, defocusing due to height errors and sample tilt are around 100 GHz and beyond. A significant percentage of minimized, the markets are in the areas of sensing and imaging where Two gate resist strategies have been investigated in detail receiver sensitivity, determined primarily by the noise -one based on a P M M A / P ( M M~U ) bi-layer StruCme performance of the front-end low noise amplifier, where and the other based on a PMMAILORRTVIII resist stack.
High Electron Mobility Transistors (HEMTS) outperfom The ~MMA/P(MMA/MAA) stack is a simplification of a all Other available technologies, is a key Performance more widely used tri-layer resist stack. We have found that metric. Finally, there are numerous cases where imaging to a bilayer stack in improved resist arrays would. be the preferred system solution.
thickness uniformity in the source-drain gap of a device, These requirements place huge demands on the active with no reduction in device yield. The latter is a device and sub-system technologies for millimeter-wave consequence of the sub-loo um features being realized in applications in terms of inherent bandwidth and noise this work. ~i~~ 1 shows an SEM cross.section of a performance, but also require these parts be available in typical 50 nm footprint device realized using the bilayer significant volumes at reasonable cost. resist approach. The challenge for the device technologist therefore is A second approach is to use a non-selective "digital" etching strategy which is based on a 2 step etching method whereby the semiconductor surface is oxidized, followed by removal using an acid etch. Interestingly, we have found that lateral etching control can be achieved in this non-selective amroach bv varvine the comvosition of the . .
. . - Finally, both selective and non-selective etches can be used to form a "double, recess" which becomes more important in .optimizing device characteristics as the gate length is reduced below 70 nm. Figure 3 shows an SEM micrograph of a "double recess".
DEVICE RESULTS

A. resist strategy and succinic acid based selective etching 50 nm GaAs Metamolphic HEMTs using bilayer
This family of devices were fabricated on a metamorphic GaAs wafer. The design of the layer structure consisted of a highly n-doped 20nm In0.5~ GQ.~,As cap, a barrier layer with a thickness of 8nm and a spacer layer with a thickness of 4nm making the material suitable for the fabrication of scaled 50nm gate length devices. Mesa isolation was performed using a non-selective wet etch, the ohmic contacts were defined using electron beam lithography and metallised using a Ni:Ge:Au metallisation scheme.
The T-shaped gates were formed using a bilayer resist stack. The gate recess was formed using a succinic acid based selective wet etch. The gates were formed by depositing and lifting off Ti:Pt:Au.
The devices were characterised on-wafer using Cascade Microtech V-band probes and an HP41SSC parameter analyser. A number of devices were measured across the wafer, the electrical yield was greater than 95%. The threshold voltage of forty devices across the wafer were measured, the histogram of these values is shown in Figure  4 , it is seen that the large majority of devices tested had a threshold voltage in the range of-0.425V and -0.47SV.
The average threshold voltage of the devices is 0.44SV with a standard deviation of 0.OOSV this is, to the author's knowledge, the most uniform threshold voltage Threshold Voltage Distmbut
Threshold Voltage Vth, (  Figure 4 Histogram of Threshold Voltage of forty devices across the wafer. demonstrated for HEMT of this gate length. The average transconductance was found to be 1169*83mS/mm across the wafer.
B
nm Non-annealed Ohmic Contact Lattice Matched 1nP H E M S
Non-annealed Ohmic contacts offer the opportunity to minimize the thermal budget of a 111-V HEMT process flow which can be important in aggressive scaling where layer thicknesses and dopant plane placement are crucial to device operation. In addition, moving to a non-anneded process flow enables the gate to be defined before the Ohmic contacts, thereby removing the concern about gate resist thickness uniformity in a source drain gap.
The device presented in this section include optimized placement of additional layers of dopant in the vertical architecture to facilitate the formation of non-annealed Ohmic contacts and improve the linearity of the devices, which has impact in complex modulation strategies in advanced wireless communications applications. These devices utilize the trilayer PMMAILORIUVIII resist stack and a double recess processes described above.
DC characterisation indicates excellent performance with an extrinsic transconductance g, of 1600mS/mm across a wide gate voltage range (Figure 5 ). High drive current was also observed including I& of 900mA/mm at 1.2V Vds and zero gate bias. Multi-bias S-parameter measurements and equivalent circuit extraction then yielded de-embedded RF performance figures of430GHz for fT ( Figure 6 ). Using either "digital" or succinic acid based gate recess etching, high performance, high yield (85%) 5 0~ gate width 50nm T-gate InP HEMTs with gm of 115Omsimm
and Idss of 600mA/mm have been fabricated using the trilayer resist stack. As shown in Figure 7 , an fT of up to 480 GHz, the highest for any device at this technology node has been achieved. In addition, these devices have up to 12 dB gain at 94 GHz, making them ideal for the millimeter-wave applications mentioned earlier. All the above are required to realize high specification millimeter-wave sensing and imaging integrated circuits, particularly if array-based systems requiring large volumes of components are required.
